mshd.net
ǰλãҳ >> ΪʲôvivADo synthEsis DEsignһֱܲ >>

ΪʲôvivADo synthEsis DEsignһֱܲ

ע

Ǿ̸ϱ󡣿ȥһʾѡ

һ:Ҫdebugź : VHDL:attribute mark_debug of sineSel : signal is "true"; attribute mark_debug of sine : signal is "true"...

վҳ | վͼ
All rights reserved Powered by www.mshd.net
copyright ©right 2010-2021
磬ַϵͷzhit325@qq.com